

Hades_840M_ULT Schematics Document

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

HADES

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size

Document Number

Rev

A4

Hades 840M ULT

-1

Date: Wednesday, April 30, 2014

Sheet 1 of 102


<http://vinafix.vn>

Hades ULV Board Block Diagram


Project code : 4PD02F010001

PCB P/N : 14205

Revision : -1



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES		application without get Wistron permission	
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Block Diagram			
Size	Document Number	Rev	
Custom	Hades 840M ULT	-1	
Date:	Thursday, May 22, 2014	Sheet	2 of 102


<http://vinofix.vn>

SSID = CPU

Pin Name	System Pull-up/Pull-down	Schematic Notes	✓
CFG[19:0]		Please refer to the <i>Crescent Bay and (??) Platforms - Debug Port Design Guide (DPDG)</i> .	

Note: Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*

eDP Enable	1: Disable
CFG4	0: Enable




Signal Name	Description	Direction/Buffer Type
CFG[19:0]	Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired. <ul style="list-style-type: none"> CFG[3:0]: Reserved configuration lane. A test point may be placed on the board for these lanes. PCI Express* Static x16 Lane Numbering Reversal. — — • CFG[4]: eDP enable <ul style="list-style-type: none"> 1 = Disabled 0 = Enabled [19:5]: Reserved configuration lanes. A test point may be placed on the board for these lands. 	I/O GTL
CFG_RCOMP	Configuration resistance compensation.	-
FC_x	FC signals are signals that are available for compatibility with other processors. A test point may be placed on the board for these lands. Refer to the appropriate platform design guide for implementation details.	

continued...

7.4 Reserved or Unused Signals

The following are the general types of reserved (RSVD) signals and connection guidelines:

- RSVD – these signals should not be connected
- RSVD_TP – these signals should be routed to a test point
- RSVD_NCTF – these signals are non-critical to function and may be left unconnected




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		CPU (CFG)	
Size Custom	Document Number	Hades 840M ULT	
Date: Wednesday, April 30, 2014	Sheet 6	of 102	Rev -1

SSID = CPU



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU (VCC CORE)	
Size	Document Number	Hades 840M ULT	
Custom			Rev -1
Date:	Wednesday, April 30, 2014	Sheet 7	of 102

SSID = CPU

HDMI

54 HDMI_DATA_CPU_N2
54 HDMI_DATA_CPU_P2
54 HDMI_DATA_CPU_N1
54 HDMI_DATA_CPU_P1
54 HDMI_DATA_CPU_N0
54 HDMI_DATA_CPU_P0
54 HDMI_DATA_CPU_N3
54 HDMI_DATA_CPU_P3

C54 DDI1_TXN0
C55 DDI1_TXP0
B58 DDI1_TXN1
C58 DDI1_TXP1
B55 DDI1_TXN2
A55 DDI1_TXP2
A57 DDI1_TXN3
B57 DDI1_TXP3
C51 DDI2_TXN0
C50 DDI2_TXP0
C53 DDI2_TXN1
B54 DDI2_TXP1
C49 DDI2_TXN2
B50 DDI2_TXP2
A53 DDI2_TXN3
B53 DDI2_TXP3

CPU1A

HSW_ULT_DDR3L

1 OF 19

HASWELL-6-GP-U

FOR

ACER

DDI EDP
EDP_TXN0
EDP_TXP0
EDP_TXN1
EDP_TXP1
EDP_TXN2
EDP_TXP2
EDP_TXN3
EDP_TXP3
EDP_AUXN
EDP_AUXP
EDP_RCOMP
EDP_DISP_UTIL

C45 eDP_TX_CPU_N0 52
B46 eDP_TX_CPU_P0 52
A47 eDP_TX_CPU_N1 52
B47 eDP_TX_CPU_P1 52
C47 eDP_TX_CPU_N2 52
C46 eDP_TX_CPU_P2 52
A49 eDP_TX_CPU_N3 52
B49 eDP_TX_CPU_P3 52
A45 eDP_AUX_CPU_N 52
B45 eDP_AUX_CPU_P 52

eDP

eDP x4 reserve

EDP_RCOMP

R801
24D9R2F1L-GP

1V_VCOMP_OUT



Layout Note:

Design Guideline:
EDP_COMP keep routing length max 100 mils.
Trace Width:20 mils.

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω \pm 1%	Max = 100 mils

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (DDI/EDP)

Size
A4

Document Number

Hades 840M ULT


Rev
-1

Date: Wednesday, April 30, 2014

Sheet 8 of 102

<http://vinafix.vn>

SSID = CPU



R901 close to CPU
VSS_SENSE 100R2F-L1-GP-U

Layout Note:

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (VSS)		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date	Wednesday, April 30, 2014	Sheet 9 of 102


http://vinafix.vn

1D35V_CPU_VDDQ_S3




For Intel Recommend EE Part

CPU_CORE




CPU_CORE



SB 20140402

CPU_CORE



For Intel Recommend EE Part

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power CAP1)

Size

A4

Document Number

Hades 840M ULT

Rev


-1

Date: Wednesday, April 30, 2014


Sheet 10 of 102

擺放電容的位置請參考 Page 21,每個位置如下

MAX: 1.92A






MAX: 0.285A





Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission.

HADES	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (Power CAP2)	
Size Custom	Document Number Hades 840M ULT
Date: Wednesday, April 30, 2014	Sheet 11 of 102
Rev -1	



SO-DIMMB is placed farther from the Processor than SO-DIMMA

SODIMM B DECOUPLING




For Intel Recommend Close to DIMM

HADES

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				DDR3-SODIMM2			
Size	Document Number						Rev
Customr	Hades_840M_ULT						-1
Date:	Wednesday, April 30, 2014			Sheet	13	of	102

<http://vinofix.vn>



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU(EDP SIDE BAND/GPIO/DDI)

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date: Wednesday, April 30, 2014

Sheet 15 of 102

<http://vinafix.vn>

USB Table

Pair	Device
0	USB3.0 Port0
1	USB3.0 Port1
2	USB3.0 Port3
3	
4	BT
5	
6	CCD
7	Card Reader



- Layout Note:**
1. PCIE_RCOMP/ PCIE_IREF trace width=12-15mil
 2. Isolation Spacing: 12mil
 3. Total trace length<500mil

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
PCIE_RCOMP	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	3k ohm ±1% pulled to VCCUSB3PLL.	Max total = 500 mils
PCIE_IREF	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	No resistor. Must connect directly to VCCUSB3PLL.	Max total = 500 mils

USBRBIAS/USBRBIAS# Connection Guidelines

- Short the USBRBIAS and the USBRBIAS# pins at the package and then route on the top layer to one end of a 22.6 Ω ±1% resistor to ground (see Figure 15-2).
- Route signal using 50 ohm single-ended impedance and 500 mils (12.7-mm) max trace length and no longer than 450 mils to resistor.
- Avoid routing next to clock pins or under stitching capacitors. Recommended minimum spacing to other signal traces is 15 mils (0.381 mm).

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
PCIE_RCOMP	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	3k ohm ±1% pulled to VCCUSB3PLL.	Max total = 500 mils
PCIE_IREF	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	No resistor. Must connect directly to VCCUSB3PLL.	Max total = 500 mils

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (PCI/USB)		
Size	Document Number	Rev
A3	Hades 840M ULT	-1
Date: Wednesday, April 30, 2014	Sheet 16 of 102	

Bit	Description
31:3	Reserved
2	<p>WAKE# Pin Deep Sx Enable (WAKE_PIN_DSX_EN) - R/W. When this bit is '1', the PCI Express WAKE# pin is monitored while in Deep Sx, supporting wake from Deep Sx due to assertion of this pin. In this case the platform must externally pull-up the pin to the DSW (instead of pulling-up to the SUS as historically been the case).</p> <p>When this bit is '0':</p> <ul style="list-style-type: none"> Deep Sx configurations: The PCH internal pull-down on the WAKE# pin is enabled in Deep Sx and during G3 exit and the pin is not monitored during this time. Deep Sx disabled configurations: The PCH internal pull-down on the WAKE# pin is never enabled. <p>NOTE: Deep Sx disabled configuration must leave this bit at '0'.</p>

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled







Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission.





HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU (DMI/FDI/PM)	
Size A3	Document Number	Rev -1
Date: Wednesday, April 30, 2014	Sheet 17 of 102	



Need very close to PCH




Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU (PCI-E/SMBUS/CLOCK/CL)		
Size	Document Number	Rev	
A3			-1
Date	Wednesday, April 30, 2014	Sheet 18 of 102	



<http://vinofix.vn>





SB 20140428









SB 20140402




No Reboot Strap	
HDA_SPKR	Low = Default High = No Reboot



[DGPU_TYPE1:DGPU_TYPE2]
HH:UMA LL=840
HL:850 LH=reserve



GSPI0_MOSI_BBSO_R(SSD_PWR)	
PU	RESERVED
PD	SPI BUS



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


HADES

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title CPU (GPIO/MISC)			
Size A3	Document Number	Rev	
Hades 840M ULT		-1	
Date: Wednesday, April 30, 2014	Sheet 20	of 102	

http://vinofix.vn

Notes:

1. Required only on external SUS.
2. Placeholder only. Does not need to be stuffed.
3. The following pins are not to be connected and be left floating. Test point is optional on these pins: AC20, V20, K18, M20, V21.
4. Note that some decoupling capacitors are shared between more than 1 rail. Follow the "Place capacitors near balls" instructions above to ensure this sharing is optimized.
5. Capacitors should be placed less than 100 mils (2.54 mm) from the edge of package.
6. For description of (R)unway, and (E)dge decoupling capacitor placement, please refer to Section 41.3, "Loop Inductance Reduction Decoupling" on page 532.




Wistron Confidential document. Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (POWER1)		
Size	Document Number	Rev
A3	Hades 840M ULT	-1
Date: Wednesday, April 30, 2014	Sheet 21 of 102	




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU (RSVD)			
Size	Document Number		Rev
Custom	Hades 840M ULT		-1
Date: Wednesday, April 30, 2014			
Sheet		22	of 102

CPU1N HSW_ULT_DDR3L 14 OF 19



HASWELL-6-GP-U

CPU1O HSW_ULT_DDR3L 15 OF 19



HASWELL-6-GP-U

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

HADES

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)Size
A4

Document Number

Hades 840M ULTRev
-1

Date: Wednesday, April 30, 2014

Sheet 23 of 102



<http://vinafix.vn>

SSID = KBC

BATTER /CHARGER---->
Thermal/eDP/GPU---->


Touch Pad----

20K : 64.20025.LOL



Model ID	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
VA30	100.0 K	10.0 K	3.000 V	3.0054	>= 2.875 V
Hades UNA	100.0 K	20.0 K	2.750 V	2.7591	>= 2.616 V
Hades DIS 940	100.0 K	33.0 K	2.481 V	2.4935	< 2.875 V
Hades DIS 950	100.0 K	47.0 K	2.245 V	2.2592	< 2.616 V
Hades DIS 960	100.0 K	64.9 K	2.001 V	2.0169	< 2.363 V
Posedion DIS 940	100.0 K	76.8 K	1.867 V	1.8827	< 1.934 V
Posedion DIS 960	100.0 K	100.0 K	1.650 V	1.6665	< 1.504 V
Posedion DIS 970	100.0 K	143.0 K	1.358 V	1.3740	< 1.177 V
Reserved for project use	100.0 K	174.0 K	1.204 V	1.2197	< 1.504 V
Reserved for project use	100.0 K	215.0 K	1.048 V	1.0620	< 1.281 V





Model ID	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
SA	100.0 K	10.0 K	3.000 V	3.0054	>= 2.875 V
SB	100.0 K	20.0 K	2.750 V	2.7591	< 2.875 V
SC	100.0 K	33.0 K	2.481 V	2.4935	< 2.616 V
-1	100.0 K	47.0 K	2.245 V	2.2592	< 2.363 V
Reserved for project use	100.0 K	64.9 K	2.001 V	2.0169	< 1.934 V
Reserved for project use	100.0 K	76.8 K	1.867 V	1.8827	< 1.504 V
Reserved for project use	100.0 K	100.0 K	1.650 V	1.6665	< 1.177 V
Reserved for project use	100.0 K	143.0 K	1.358 V	1.3740	< 1.504 V
Reserved for project use	100.0 K	174.0 K	1.204 V	1.2197	< 1.281 V
Reserved for project use	100.0 K	215.0 K	1.048 V	1.0620	< 1.126 V



Model ID	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
65W	N/A	100.0 K	3.000 V	>= 3.000 V	< 0.150 V
90W	100.0 K	N/A	0.000 V	< 0.150 V	< 0.425 V
30W	100.0 K	100.0 K	0.305 V	>= 0.150 V	< 0.684 V
45W	100.0 K	100.0 K	0.550 V	>= 0.425 V	< 0.937 V
120W	33.0 K	100.0 K	0.819 V	>= 0.684 V	< 1.177 V
135W	47.0 K	100.0 K	1.055 V	>= 0.937 V	< 1.366 V
150W	64.9 K	100.0 K	1.299 V	>= 1.177 V	< 1.542 V
Reserved	76.8 K	100.0 K	1.433 V	>= 1.366 V	< 1.842 V
Reserved	100.0 K	100.0 K	1.650 V	>= 1.542 V	< 1.842 V

http://vinafix.vn

Thermal sensor G788



ALERT# /T CRIT#
Pull-up Resistor

	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
R5	77°C	87°C	97°C	107°C	117°C
7.5Kohm	79°C	89°C	99°C	109°C	119°C
10.5Kohm	81°C	91°C	101°C	111°C	121°C
14Kohm	83°C	93°C	103°C	113°C	123°C
18.7Kohm	85°C	95°C	105°C	115°C	125°C

T_CRIT temperature strapping point

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title	Thermal 7718/Fan Controller P2793		
Size	Document Number	Hades 840M ULT	
Date: Wednesday, May 14, 2014	Sheet	26	of 102

Output Gain Table



R1	R2	R3	R4	Gain (Differential)
NC	NC	0	0	11dB
0	NC	NC	0	14dB
NC	0	0	NC	19dB
0	0	NC	NC	25dB



SB 20140401



Reserve for input attenuation
to have optimized output power



HADES


Wistron Confidential document. Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title		
Audio AMP ALC1001		
Size	Document Number	Rev
A3	Hades 840M ULT	-1
Date: Wednesday, May 14, 2014	Sheet 28 of 102	

40 mils

C3008: close to Pin32
C3007: close to Pin11 (RTL8111 only)



Layout:
For RTL8111G(S)
close to each VDD10 pin
C3024: close to Pin8
C3025 close to Pin30
C3026: close to Pin3
C3027: close to Pin22



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission.



HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title LAN (RTL8111G(S))		
Size A3	Document Number Hades_840M_ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 30 of 102	

<http://vinofix.vn>

SSID = LAN



SB 20140328 FOR POE ISSUE



HADES
Wistron Confidential document, anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission




Title		Rev	
(LAN+VGA) CONNECTOR		-1	
Size	Document Number	Hades 840M ULT	
Custom	Date: Wednesday, April 30, 2014	Sheet	31 of 102

Low Active 2A
RDSon = 80mΩ (Typ)

Low Active 2A
RDSon = 80mΩ (Typ)

USB 3.0 Connector Pin definition	
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+ SuperSpeed RX
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+ SuperSpeed TX

Reserve for RF



ESD for USB

<http://vinafix.vn>

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.


File: **USB 2.0 / 3.0 Port**

Size	Document Number	Rev
Custom	Hades 840M ULT	-1
Date: Monday, May 19, 2014	Sheet 34 of 102	



Power Sequence




ANNIE Run Power



Discharge circuit



<http://vinafix.vn>




Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

HADES

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title ADAPTER OCP / S3 reduction	
Size Custom	Document Number Hades 840M ULT
Rev -1	
Sheet 37 of 102	

CONFIDENTIAL



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DS3

Size
A4

Document Number

Hades 840M ULT

Rev
-1


Date: Wednesday, April 30, 2014

Sheet 38 of 102

<http://vinafix.vn>

ANNIE solution

Adaptor in to generate DCBATOUT



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

DCIN JACK

Size
A4

Document Number

Hades 840M ULT

Rev
-1


Date: Friday, May 16, 2014

Sheet 42 of 102

<http://vinafix.vn>

Battery Reset

Battery Connector



Battery Insert

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN

Size

Document Number

A4

Hades 840M ULT

Rev


-1

Date: Wednesday, April 30, 2014

Sheet 43 of 102


<http://vinafix.vn>

SSID = Charger




SSID = PWR.Plane.Regulator_3p3v5v

SB 20140401



SB 20140401



High Side
84.00412.037
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm

Low Side
84.00412.037
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm


Choke
MagLayers: 7x7x3, 2R2
Dcr: 18 ~ 20 mOhm
Idc: 8A Isat: 14 A

High Side
84.00412.037
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm

Low Side
84.00412.037
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm

Choke
MagLayers: 7x7x3, 2R2
Dcr: 18 ~ 20 mOhm
Idc: 8A Isat: 14 A

Iomax=4.306A
(3.476+0.83)
OCP>6A



$$V_{out} = 2 * (1 + R1/R2)$$

$$= 2 * (1 + 6.8K / 10K)$$

$$= 3.36V$$

$$V_{out} = 2 * (1 + R1/R2)$$

$$= 2 * (1 + 33K / 21K)$$


$$= 5.14V$$

<http://vinafix.vn>

SSID = CPU.Regulator

	15W	28W	note
PR4614	680K	523K	Setting IMAX
PR4617	100K	100K	Freq=1.2M Hz
PR4611	475K	383K	15W
PR4612	75K	75K	OCP
PR4607	2K87	2K87	LL
PT1001	DY	Mount	POS-CAP

SB 20140327



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPS51624 CPUCORE(1/2)**

Size: Custom Document Number: **Hades 840M ULT** Rev: **-1**

Date: Thursday, May 15, 2014 Sheet: 46 of 102

<http://vinofix.vn>

CONFIDENTIAL FOR ACER



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
TPS51624 CPUCORE(2/2)		
Size	Document Number	Rev
B	Hades 840M ULT	-1
Date:	Wednesday, April 30, 2014	Sheet 47 of 102

TPS51716 for 1D05V

High Side
84.00412.037 SIS412
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm


Low Side
84.00412.037 SIS412
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm



MODE

PR5006	Frequency	Discharge Mode
33k ohm	500kHz	Non-tracking Discharge
22k ohm	670kHz	
12k ohm	670kHz	
1k ohm	500kHz	Tracking Discharge

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title DC to DC 1D05V(SY8208D)		
Size A3	Document Number Hades 840M ULT	Rev -1
Date: Friday, May 16, 2014	Sheet 48 of 102	

<http://vinofix.vn>


SSID = VIDEO

Inverter Power




T-COM Power

3D3V_LCDVDD_S0



SB 20140401



<http://vinafix.vn>

HADES

		 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LCD Connector			
Size A4	Document Number Hades 840M ULT		Rev -1
Date:	Wednesday, April 30, 2014	Sheet 52 of	102



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

SSID = VIDEO

HDMI Level Shifter & CONNECTOR

<http://vinofix.vn>

HDMI CONN




HADES

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission.

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		
HDMI Level Shifter/Connector		
Size	Document Number	Rev
A3	Hades_840M_ULT	-1
Date:	Friday, May 09, 2014	Sheet 54 of 102

SATA HDD Connector



AC coupling caps near connector<100 mils

SATA ODD Connector




AC coupling caps near connector<.00 mils

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD / ODD			
Size	Document Number	Rev	
Custom	Hades 840M ULT	-1	
Sheet	56	of	102


Mini Card Connector(802.11a/b/g/n).



Title			
MINICARD(WLAN)			
Size	Document Number		Rev
Custom	Hades 840M ULT		-1
Date:	Wednesday, May 14, 2014	Sheet 58 of	102

<http://vinafix.vn>

Mini Card Connector (NGFF m-SATA)



17.2.6 General Guidelines for mSATA (Gen 2 and Gen 3) Routing on SATA/PCIe muxed Ports

The below table summarizes the AC cap requirements on the motherboard when using the SATA/PCIe muxed ports.

Table 17-6. SATA/PCIe Gen 2 and Gen 3 Capacitor Values

Condition	PCIe Only	SATA Only	PCIe/SATA
PCH Tx	100 nF	10 nF	100 nF
PCH Rx	None	10 nF ²	None ³

Notes:

- For PCIe only application, please refer to the PCIe guidelines for details.
- For SATA only application, both PCH Tx and PCH Rx channels need to have 10 nF caps on the motherboard. This option supports all SATA devices. However, the PCH Rx 10 nF capacitor can be removed if DC coupled ODDs/devices are NOT used.
- For PCIe/SATA mixed application, a 100 nF AC cap is required on motherboards for PCH Tx channel and NO AC cap is required on motherboard for the PCH Rx channel. This option DOES NOT support DC coupled ODDs/Devices.

Table 27. Socket 2 Module Configuration

State #	CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)	Module Type and Main Host Interface ¹	Port Configuration ²
0	GND	GND	GND	GND	SSD - SATA	N/A
1	GND	N/C	GND	GND	SSD - PCIe	N/A

Pin define from PCH and socket side.

	High (1)	Low (0)
PCH GPIO	SATA	PCIe
M.2 CONFIG_1	PCIe**	SATA

** Native: Internal Pull-Up (15k-40k) when function.


HADES

Wistron Confidential document. Anyone can not duplicate, Modify, Forward or any other purpose application without get Wistron permission.


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
File m-SATA Connector	
Size	Document Number
2	W860003.0431
Sheet 60	of 102
Rev	-1

SSID = User.Interface


Power Button_LED





Power STDBY_LED




Battery LED2(DC_BATFULL)



Battery LED1(CHARGE)



Power Button



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LED Bard/Power Button

Size
A4

Document Number

Hades 840M ULT

Rev
-1

Date: Friday, May 09, 2014


Sheet 61 of 102

<http://vinafix.vn>

Precision Touch Pad


I2C Addr. = 0X2C (Synaptics)

Pin Number	Pin Definition
1	VCC (3.3V_S0 / 3.3V_S5)
2	PS/2 Clock
3	PS/2 Data
4	GND
5	I2C Data
6	I2C Clock
7	Interrupt# / Wake#
8	Button# / LID_CLOSED#





- 86 EC_TP_CLK_C <<< EC_TP_CLK_C
- 86 EC_TP_DATA_C <<< EC_TP_DATA_C
- 86 I2C1_DATA_TP <<< I2C1_DATA_TP
- 86 I2C1_CLK_TP <<< I2C1_CLK_TP
- 86 TP_IN#_R <<< TP_IN#_R
- 86 TP_LID_CLOSE# <<< TP_LID_CLOSE#

Internal KeyBoard Connector



1(C08)	2	64	17	EZ1	4	21	23	37	75	26	12	28	89	103	97
2(C07)	14		46	62	131	49	50	61	129	41	79	84	76	102	
3(C06)	31		47	60	48	34	51	53	132	54	55	80	40	101	86
4(C05)	30	57		32	EZ3	33	35	36	52	130	€	83	29	85	104
5(C04)	16		127	18	EZ4	19	20	22	38	100	39	27	45	43	99
6(C03)	1		58	3	EZ6	5	6	8	24	91	25	11	13	15	92
7(C02)	112	44		113	EZ5	115	7	9	119	105	10	123	124	126	106
8(C01)	59	110		114	EZ2	116	117	118	120	96	121	122	90	81	95
	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12
	R01	R02	R03	R04	R05	R06	R07	R08	R09	R10	R11	R12	R13	R14	R15



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: Key Board/Touch Pad

Size: Custom




Document Number: Hades 840M ULT

Date: Friday, May 16, 2014

Sheet: 62 of 102

Rev: -1

<http://vinafix.vn>



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title IO Board Connector		
Size A4	Document Number Hades 840M ULT	Rev -1
Date: Friday, May 16, 2014	Sheet 63 of 102	

<http://vinafix.vn>

CONFIDENTIAL



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4

Document Number

Hades 840M ULT


Rev
-1

Date: Friday, May 16, 2014

Sheet 64 of 102

<http://vinafix.vn>

SB 20140401



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number

Hades 840M ULT


Rev

-1

Date: Wednesday, April 30, 2014

Sheet 65 of 102

<http://vinafix.vn>







3.4.2 PCI Express Power Decoupling and Filtering

Table 3-16. PEX_I0VDD/Q Power Rail Combined

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64	1.0 μ F	X6S 0402	1	Under GPU
	4.7 μ F	X6S 0603	1	Near GPU
	10 μ F	X5R 0805	1	Midway between GPU and Power Supply
	22 μ F	X5R 0805	1	Midway between GPU and Power Supply
GB4B-128 GB3-256	1.0 μ F	X6S 0402	4	Under GPU
	4.7 μ F	X6S 0603	2	Near GPU
	10 μ F	X5R 0805	4	Midway between GPU and Power Supply
	22 μ F	X5R 0805	4	Midway between GPU and Power Supply

Table 3-18. PEX_SVDD_3V3 and PEX_PLL_HVDD Decoupling

Capacitor Type	Footprint	Population	Location
0.1 μ F	X5R 0402	1	Near GPU
4.7 μ F	X5R 0603	2	Near GPU



N15P-GT-A2-GP
071.0N15P.000U

HADES


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title GPU(PEG)
Document Number Hades 840M ULT
Rev -1
Date Wednesday, April 30, 2014 Sheet 73 of 102

<http://vinafix.vn>

Muxless
VGA1J

LVDS




Muxless
VGA1M

DP




Muxless
VGA1K

HDMI



Muxless
VGA1L

eDP



Wistron Confidential document. Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (DIGITALOUT)

Size
A3

Document Number

Hades 840M ULT

Rev

-1

Date

Wednesday, April 30, 2014


Sheet

74

of



102

<http://vinofix.vn>



GPU Package	PLL Rail	Capacitor Type	Footprint	Population	Location
GB2B-64 and GB4B-128	PLLVD0	0.1 μ F	X7R 0402	1	Under GPU
		22 μ F	X5R 0805	1	Hear GPU
		Bead Type			
		30 Ω (ESR<0.05)	0402	1	Hear GPU

GPU Package	PLL Rails	Capacitor Type	Footprint	Population	Location
G82B-64	SP_PLLVDD +	0.1 μ F X7R*	0402	1 per ball	Under GPU
G84B-128	VID_PLLVDD	4.7 μ F XSR	0603	1	Hear GPU
G83-256		22 μ F XSR	0805	1	Hear GPU
Bead Type					
		180 Ω (ESR<0.2)	0603	1	Hear GPU



DOR3	1.5V/ 1.5V	Single Rank	Hynix	H5TC46034FR-11C	A-die	0x0	1000	N/A	Production candidate
			Micron	MT41J256H16HA-093G-E	E-die	0x1	1000	1322	Production candidate
			Samsung	K4H4G1646D-BC1A	D-die	0x2	1000	N/A	Post-production candidate

Resistor Values	Pull-up to VDD33	Pull-down to GND	
4.99 k	1000	0000	4.99Kohm
10.0 k	1001	0001	10Kohm
15.0 k	1010	0010	15Kohm
20.0 k	1011	0011	20Kohm
24.9 k	1100	0100	24.9Kohm
30.1 k	1101	0101	30.1Kohm
34.8 k	1110	0110	34.8Kohm
45.3 k	1111	0111	45Kohm

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	S0R3_EXPOSED	S0R2_EXPOSED	S0R1_EXPOSED	S0R0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEV_IDSEL	PCIE_CFG	SMB_ALI_ADDR	VSIGA_DEVICE



STRAP0 Keep foot print for pull-up to 3V3_A0H and pull-down to GND and short 50K pull up.

STRAP1 Keep foot print for pull-up to 3V3_A0H and pull-down to GND for forward compatibility.

STRAP2

STRAP3

STRAP4



Hynix	H5TC4G63AFR-11C	A-die	0x0	1000
Micron	MT41J256M16HA-093G:E	E-die	0x1	1000
Samsung	K4W4G1646D-BC1A	D-die	0x2	1000

<p>Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purposes application without get Wistron permission</p> <p>HADES</p>				
<p>緯創資通</p>		<p>Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsueh, Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>GPU (GPIO/STRAP)</p>				
Size Custom	Document Number	Hades 840M ULT		Rev
Size	Monday, May 14, 2014	Sheet	7/8	of 103




Table 3-6. NVDD Decoupling Footprint and Population


GPU Package Type	Capacitor Type	Footprint	Population	Location	Comments
GB2B-64	4.7 μ F	X65	0603	10	Under GPU
	1 μ F	X65	0402	4	Under GPU
	4.7 μ F	XSR	0805	1	Hear GPU
	22 μ F	XSR	0805	1	Hear GPU
	4.7 μ F	XSR	0805	5	Hear GPU
GB4B-128	330 μ F	POS	7343	1	Hear GPU, ESR ≤ 6 m Ω
	4.7 μ F	X65	0603	15	Under GPU
	1 μ F	X65	0402	8	Under GPU
	22 μ F	XSR	0805	14	Hear GPU See Note 2
	4.7 μ F	XSR	0805	5	Hear GPU
GB3-256	330 μ F	POS	7343	2	Hear GPU, ESR ≤ 6 m Ω
	0.1 μ F	X7R	0402	20	Under GPU
	4.7 μ F	X65	0603	40	Under GPU
	10 μ F	XSR	0805	4	Hear GPU
	22 μ F	XSR	0805	11	Hear GPU

Notes:
 1. Generally the decoupling capacitor footprint requirement will remain the same but the population may get updated or may differ per GPU SKU. Always refer to the latest PUN for any NVDD decoupling requirement update for specific GPU SKUs.
 2. Combine / co-layout two 0805 footprints into each of the POSCAP footprint. So a total of four 0805 footprints should be placed inside the two POSCAP foot prints, allocating fourteen 0805 footprints total.

Table 3-27. 3.3V Power Rail Decoupling

GPU Package	Rail	Capacitor Type	Footprint	Population	Location	
GB2B-64	3V3_MAIN	0.1µF	X65	0402	2	Under GPU
GB4B-128		1 µF	X5R	0603	1	Hear GPU
GB3-256		4.7 µF	X5R	0603	1	Hear GPU
GB2B-64	3V3_AON	0.1µF	X65	0402	1	Under GPU
GB4B-128		1 µF	X5R	0603	1	Hear GPU
GB3-256		4.7 µF	X5R	0603	1	Hear GPU

Note: This table is for non-SLI mode. For SLI mode, please refer to the MIO Decoupling table.



HADES

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
GPU (POWER/GND)	
Size	Document Number
Custom	Hades 840M ULT
Date	Rev
30, 2014	-1
Sheet	77 of 102







Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type	Population			Location	
	FBVDDQ	FBVDD			
FBVDD/Q Combined					
0.1 μF	X7R	0402	2	Under DRAM	
1.0 μF	X7R	0603	4	Under DRAM	
10 μF	X5R	0805	0	Close to DRAM	
FBVDD/Q Separate					
0.1 μF	X7R	0402	4	2	Under DRAM
1.0 μF	X7R	0603	3	1	Under DRAM
10 μF	X5R	0805	0	0	Close to DRAM

Note: *Location is close to DRAM for clamshell mode.

HADES



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM3,4 (2/4)**

Size: Custom Document Number: **Hades 840M ULT** Rev: **-1**

Date: Wednesday, April 30, 2014 Sheet: 79 of 102



FOR VRAM7





Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type			Population		Location
			FBVDDQ	FBVDD	
FBVDD/Q Combined					
0.1 μ F	X7R	0402	2		Under DRAM
1.0 μ F	X7R	0603	4		Under DRAM
10 μ F	X5R	0805	0		Close to DRAM
FBVDD/Q Separate					
0.1 μ F	X7R	0402	4	2	Under DRAM
1.0 μ F	X7R	0603	3	1	Under DRAM
10 μ F	X5R	0805	0	0	Close to DRAM
Note: *Location is close to DRAM for clamshell mode.					

Note: *Location is close to DRAM, for clamshell mode.

FOR VRAM8



HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM5,6 (3/4)**

Size: Custom Document Number: **Hades 840M ULT** Rev: **-1**

Date: Wednesday, April 30, 2014 Sheet: 80 of 102







Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type	Population			Location
	FBVDDQ	FBVDD		
0.1 μ F	X7R	0402	2	Under DRAM
1.0 μ F	X7R	0603	4	Under DRAM
10 μ F	X5R	0805	0	Close to DRAM
FBVDD/Q Separate				
0.1 μ F	X7R	0402	4	Under DRAM
1.0 μ F	X7R	0603	3	Under DRAM
10 μ F	X5R	0805	0	Close to DRAM

Note: *Location is close to DRAM for clamshell mode.



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd.,, Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
GPU-VRAM7,8 (4/4)			
Size	Document Number		Rev
Custom	Hades 840M ULT		-1
Date:	Wednesday, April 30, 2014	Sheet 81 of	102


VGA : N15P GT
 Config : B
 EDP-Continuous : 49A
 EDP-Peak : 76A



	Config : D	Config : C	Config : B
EDP-Cont.	33.5 A	35 A	43 A
EDP-Peak	51.5 A	40.89 A	80 A
PR8222	27K ohm	39K ohm	20K ohm
PR8206	7.5K ohm	30K ohm	20K ohm
PR8208	0 ohm	3K ohm	2K ohm
PR8209	6.2K ohm	24K ohm	18K ohm
PR8214	1.74K ohm	3K ohm	0 ohm
PC8223	5.6nF	1.8nF	2.7nF



VGA_CORE&1D05V_VGA_S0 Discharge Circuit

(AC mode)





<http://vinofix.vn>


HADES

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission.


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
Power Block Diagram		
Size	Document Number	Rev
A3	Hades_840M_ULT	-1
Date:	Wednesday, April 30, 2014	Sheet 100 of 102


PCH SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

